Category:JTAG
From NAS-Central Buffalo - The Linkstation Wiki
(Difference between revisions)
m (New page: A JTAG interface is a special four/five-pin interface added to a chip, designed so that multiple chips on a board can have their JTAG lines daisy-chained toge...) |
m |
||
| Line 1: | Line 1: | ||
| - | |||
A [[w:JTAG|JTAG]] interface is a special four/five-pin interface added to a chip, designed so that multiple chips on a board can have their JTAG lines [[w:daisy-chain|daisy-chain]]ed together, and a [[w:test probe|test probe]] need only connect to a single "JTAG port" to have access to all chips on a [[w:circuit board|circuit board]]. The connector pins are | A [[w:JTAG|JTAG]] interface is a special four/five-pin interface added to a chip, designed so that multiple chips on a board can have their JTAG lines [[w:daisy-chain|daisy-chain]]ed together, and a [[w:test probe|test probe]] need only connect to a single "JTAG port" to have access to all chips on a [[w:circuit board|circuit board]]. The connector pins are | ||
#TDI (Test Data In) | #TDI (Test Data In) | ||
| Line 9: | Line 8: | ||
http://upload.wikimedia.org/wikipedia/commons/thumb/c/c9/Jtag_chain.svg/300px-Jtag_chain.svg.png | http://upload.wikimedia.org/wikipedia/commons/thumb/c/c9/Jtag_chain.svg/300px-Jtag_chain.svg.png | ||
| + | {{Category:Disambig}} | ||
Revision as of 17:48, 18 July 2007
A JTAG interface is a special four/five-pin interface added to a chip, designed so that multiple chips on a board can have their JTAG lines daisy-chained together, and a test probe need only connect to a single "JTAG port" to have access to all chips on a circuit board. The connector pins are
- TDI (Test Data In)
- TDO (Test Data Out)
- TCK (Test Clock)
- TMS (Test Mode Select)
- TRST (Test ReSeT) optional.
Pages in category "JTAG"
The following 15 pages are in this category, out of 15 total.
ABFH |
H cont.IJ |
J cont.U |
Media in category "JTAG"
This category contains only the following file.
 |
